



09/431477

PATENT

#13/B
1110
82303

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Kiran Ganesh et al. Examiner: Phallaka Kik
Serial No.: 09/431477 Group Art Unit: 2825
Filed: November 1, 1999 Docket No: 884.141US1
Title: 2-DIMENSIONAL PLACEMENT WITH RELIABILITY CONSTRAINTS FOR
VLSI DESIGN
Customer No.: 21186 Assignee: Intel Corporation

AMENDMENT UNDER 37 C.F.R. §1.116

Mail Stop RCE
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Please amend the above-identified patent application as follows.

08/26/2003 TBELL1 700000003 190743 09431477

08/25/2003 TBELL1 000000003 09431477

01 FC:1202 72.00 DA